I will do verilog vhdl implementation on fpga soc

Hamza N

Malaysia

I speak English, Urdu

Senior RTL Design Engineer

I am a Senior RTL Design Engineer with over 6 years of experience in ASIC and FPGA development. I specialize in RTL design, IP integration, and FPGA prototyping using Verilog and SystemVerilog. I have...
Read More
About this Gig

Are you looking for a professional FPGA/ASIC engineer for Verilog, SystemVerilog, RTL design, FPGA development, or digital logic projects?

I am a Senior ASIC Engineer with 6+ years of industry experience in FPGA and ASIC design, RTL development, SoC integration, STA, timing closure, CDC/RDC, SDC and verification. I have experience of Vivado, Quartus, Xilinx ISE, completed 500+ projects of industry-grade implementations.


Services:

  1. Verilog/SystemVerilog RTL Design
  2. FPGA Development (Vivado/Quartus)
  3. ASIC RTL & IP Design
  4. Testbench & Verification
  5. FSM Design
  6. UART, SPI, I2C, AXI, AHB, APB
  7. Synthesis & Timing Constraints
  8. STA, CDC/RDC Support
  9. Tcl/Python Automation

Project Experience:

  1. Stopwatch, Clock, Timer
  2. Elevator, Washing Machine, Vending Machine
  3. UART, SPI, I2C
  4. AES Encryption Engine
  5. RISC-V & MIPS Processors
  6. FIFO
  7. SRAM/Flash Interfaces
  8. DSP & Signal Processing Designs

Why Choose Me?

  1. 500+ Successful Projects
  2. Test bench
  3. Hardware Demo
  4. Clean & Synthesizable RTL
  5. Fast Delivery
  6. Detailed Documentation
  7. Post-Delivery Support

Contact me before placing an order to discuss your requirements.

Read More
do verilog vhdl implementation on fpga soc
Full Screen
do verilog vhdl implementation on fpga soc
Full Screen
Full Screen
do verilog vhdl implementation on fpga socdo verilog vhdl implementation on fpga socdo verilog vhdl implementation on fpga soc

Platform:

FPGA

Expertise:

Firmware development

•

Debugging

•

SoC optimization

•

AI

+3 more

Related tags