Browse categories
Explore
Fiverr Pro
English
$
USD
I will write vhdl or systemverilog rtl code for your fpga project
RTL and FPGA Design: RISC V, AI Driven, and IoT Ready Solutions
🚀 I'm Haseeb — a Digital Design Engineer specializing in RTL design, FPGA development (VHDL/SystemVerilog), and custom RISC-V cores. I create fast, scalable, and synthesis-ready hardware for Xilinx, ...
About this Gig
Need high-quality VHDL or SystemVerilog code for your FPGA or RTL design? I'm Haseeb a digital design engineer who turns complex ideas into clean, synthesis-ready hardware.
From RTL architecture and IP core design to testbenches and RISC-V integration, Ive got you covered. I work with tools like Vivado, Quartus, and ModelSim, and support both Xilinx and Intel platforms.
Whether its for a student project or a full production prototype, I deliver optimized, well-documented code that works the first time.
Lets build something brilliant. Message me before ordering to get started!
Platform:
FPGA
My Portfolio
FAQ
What do you need from me to get started?
Please provide a clear description of your project, design requirements, target FPGA (if any), preferred language (VHDL or SystemVerilog), and any specific constraints or tools you want me to use.
Can you help with academic or university assignments?
Yes, I can assist with academic tasks for learning purposes.
Do you provide simulation and testbenches?
Yes! Standard and Premium packages include functional testbenches and simulation results using ModelSim or Vivado.
Can you implement the design on an actual FPGA board?
I can prepare everything for implementation (constraints, synthesis, etc.), but physical board testing is only available if agreed upon in advance.
