Looks Like This Service Is On Hold

I will design fpga systems using vivado or quartus via verilog systemverilog

Osama

Pakistan

I speak Urdu, Pashto, English
FPGA and RTL Design Engineer with hands-on experience in Xilinx Zynq RFSoCs, RISC-V processor design, and SystemVerilog verification. I've built multicycle and pipelined processors from scratch, worke...
Read More
About this Gig

Need a professional FPGA engineer who actually understands hardware not just someone who copy-pastes code? You're in the right place.

I am an FPGA and RTL Engineer with real industry and research experience. I have worked on multicycle and pipelined RISC-V processors from scratch, worked with Xilinx Zynq RFSoCs for S-band RF signal transmission, and implemented complex digital systems that go beyond textbook examples. I am currently a Research Affiliate at GIST University, South Korea, working in the EECS department on reconfigurable computing architectures.

What I offer:

FPGA Design & Implementation

  • RTL in Verilog and SystemVerilog for Xilinx (Artix, Zynq, UltraScale) and Intel (Cyclone, Arria, Stratix) FPGAs
  • Synthesis, place & route, timing analysis using Vivado and Quartus Prime
  • IP core integration using Xilinx IP

Digital

  • Combinational and sequential logic
  • FSM and optimization
  • Pipelined datapath
  • Memory interfaces, FIFO , clock domain crossing

Interface Protocols

  • SPI, UART, I2C, AXI, Wishbone
  • VGA display controllers
  • RISC-V processor integration

High-Level Synthesis

  • Vitis HLS for custom IP generation
  • Hardware/software


Read More
design fpga systems using vivado or quartus via verilog systemverilog
Full Screen
design fpga systems using vivado or quartus via verilog systemverilog

Platform:

FPGA

Sensors:

Temperature

•

Accelerometer

•

Ultrasonic

•

Microphone

•

Infrared

+8 more

Expertise:

RTOS

•

Other

Related tags