Browse categories
Explore
Fiverr Pro
English
$
USD
I will write verilog code and simulate fpga designs in vivado
About this Gig
I can provide you with optimized, clean and well-documented Verilog Codes for your Digital Logic Design or FPGA Project.
As an Electrical Engineering student, I have extensive hands-on experience on Digital Logic Design (DLD) and FPGA based projects which I have done in the form on academic and personal projects. Whether you need a simple combinational logic or a complex Finite State Machine (FSM), I will deliver a robust synthesizable Verilog code tailored to your requirements.
Services I Offer:
- Verilog Coding: Writing clean, modular and optimized codes.
- Digital Logic Design: Designing Registers, ALUs, Counters, RAM/ROM modules.
- Finite State Machines (FSM): Developing efficient FSM according to project requirements.
- Testbench & Simulations: Verifiying designs using behavioral simulations and providing comprehensive testbenches.
- FPGA Implementation: Preparing designs for target hardware deployment (including constraint mapping).
Tools & Hardware
- Software: Xilinx/AMD Vivado, Modelsim, Logisim
- Hardware Environments: Basys3, Nexys series and general Xilinx FPGA architectures
Platform:
FPGA
Expertise:
Programming
FAQ
What files will I receive upon project delivery?
You will receive all necessary .v source files (including top-level modules, sub-modules, and testbenches). Depending on your selected package, I will also include simulated waveform screenshots, timing diagrams, and a detailed technical PDF documentation report explaining the hardware architecture
Can you optimize the code for a specific FPGA development board?
Yes, absolutely! If you are deploying the design to hardware, please let me know your specific target board (e.g., Basys 3, Nexys, or other Xilinx architectures). If you provide the pin requirements or the master constraint (.xdc) file, I can configure the port mappings so the design is ready for ph
Do you provide simulation waveforms to prove the code works?
Yes. Every piece of Verilog code I write undergoes strict behavioral simulation using Xilinx Vivado or ModelSim. I write custom testbenches to verify all possible inputs and state transitions. I will provide high-resolution screenshots of the simulation waveforms as visual proof that the logic funct
What do you need from me to get started on my design?
To get the best results, please provide a clear problem statement, a block diagram (if available), truth tables, or state diagrams for Finite State Machines (FSMs). If this is for an academic lab assignment or a specific project layout, sending over the complete requirement PDF is the fastest way to
