I will do fpga design using verilog systemverilog vhdl in xilinx vivado
About this Gig
I provide FPGA design and implementation services using Verilog, System Verilog and VHDL.
I can design RTL modules, debug existing projects, run simulations, and generate working Vivado bitstreams ready for hardware testing.
I have experience with boards such as Artix-7 (Nexys A7), Zynq-7000 (Zybo), Spartan-6, and open FPGA platforms including Colorlight i9 and IceSugar-Pro.
My services include:
- RTL design and fixing
- Simulation and waveform analysis
- Vivado synthesis and implementation
- Timing checks
- Bitstream generation and testing guidance
Additionally,
- I use the latest Vivado versions (up to 2025.2).
- Cadence flows can also be supported for advanced paid projects.
Please contact me before ordering to confirm requirements.
Platform:
FPGA
Expertise:
Debugging
•
SoC optimization
•
Testing
•
Programming
•
Other
Other Electronics Engineering Services I Offer
FAQ
Which FPGA tools do you use?
I use Xilinx Vivado (up to 2025.2) for synthesis, implementation, and bitstream generation., also have Cadence Tools.
What languages do you support?
I work with Verilog, System Verilog, and VHDL for RTL design and debugging.
Can you help run the design on my board?
Yes, I can guide pin mapping and provide instructions to run the bitstream on your FPGA board.
Do you fix existing Vivado projects?
Yes, I can debug errors, timing issues, and implementation failures in existing projects.
1 reviews for this Gig
| (1) | ||
| (0) | ||
| (0) | ||
| (0) | ||
| (0) |
Rating Breakdown
- Seller communication level
- Quality of delivery
- Value of delivery
Sort By
P 
playwithsalman

Pakistan
Excellent FPGA engineer, delivered before time, and a clean, timing correct RTL design with the documentation.
Up to $50
Price
2 days
Duration
Helpful?
1 reviews for this Gig
| (1) | ||
| (0) | ||
| (0) | ||
| (0) | ||
| (0) |
Rating Breakdown
- Seller communication level
- Quality of delivery
- Value of delivery
Sort By
P 
playwithsalman

Pakistan
Excellent FPGA engineer, delivered before time, and a clean, timing correct RTL design with the documentation.
Up to $50
Price
2 days
Duration
Helpful?

