I will debug fix and verify your verilog vhdl systemverilog fpga rtl design
FPGA and RTL Design Engineer, Verilog VHDL SystemVerilog Vivado
About this Gig
Is your Verilog, VHDL or SystemVerilog FPGA design failing in simulation or hardware? Let me debug, fix and verify it.
I am a Hardware Design Engineer with 4+ years of industry experience in RTL design, FPGA verification and digital debugging. I have shipped tested designs at SWARM (defense, RF), ERAYS Technologies and the National Institute of Electronics.
I will:
Debug and fix existing Verilog, VHDL, SystemVerilog code
Find timing violations, simulation mismatches and synthesis errors
Write SystemVerilog and UVM testbenches
Verify on ModelSim, QuestaSim, Vivado XSim, Icarus
Implement and bring up on Vivado, Quartus, Xilinx ISE, Vitis HLS
Resolve AXI, I2C, SPI, UART and Zynq SoC integration issues
Improve timing closure, power and area
Provide synthesizable RTL with clean reports
Hardware tested: Nexys A7, Basys 3, Zybo, ZedBoard, ZC706, DE10-Lite.
Tools: Vivado, Quartus, ModelSim, QuestaSim, Vitis HLS, ChipScope, ILA, TCL, Git, PetaLinux.
What you get:
Working bitstream or fixed RTL
Documented changes and a fix report
Free pre-order consultation
Please message before ordering with your code or issue.
Platform:
Qualcomm Snapdragon
Expertise:
Firmware development
•
Debugging
•
Programming
My Portfolio
FAQ
Can you debug my existing Verilog or VHDL code?
Yes, I can fix logic issues, timing violations, simulation errors, and optimize your RTL.
Do you provide simulations and testbenches?
Yes, all simulations (ModelSim/Vivado) and testbenches are included as per package.
Can you complete academic or research-based FPGA tasks?
Yes, I can assist with both academic and professional FPGA projects.
Will my project remain confidential?
Absolutely — 100% privacy and NDA-level confidentiality.

